Abstract: A high-speed interrogation scheme for large-scale fiber Bragg grating (FBG) sensing arrays is presented. This technique employs parallel computing and pipeline control to modulate incident light and demodulate the reflected sensing signal. One Electro-optic modulator (EOM) and one semiconductor optical amplifier (SOA) were used to generate a phase delay to filter reflected spectrum form multiple candidate FBGs with the same optical path difference (OPD). Experimental results showed that the fastest interrogation delay time for the proposed method was only about 27.2 us for a single FBG interrogation, and the system scanning period was only limited by the optical transmission delay in the sensing fiber owing to the multiple simultaneous central wavelength calculations. Furthermore, the proposed FPGA-based technique had a verified FBG wavelength demodulation stability of ±1 pm without average processing.
Introduction
Large-scale fiber Bragg grating (FBG) sensing arrays have attracted considerable interest because of their electromagnetic immunity, low crosstalk and strong multiplexing capacity [1] [2] [3] . The phase-mask online writing technique used to write weak FBGs from the draw tower eliminates large losses, low mechanical strength, etc. in the process of large-scale FBG networking (usually 0.1 dB loss with one welding joint). What's more, the low reflectivity (<−30 dB) of weak FBGs effectively suppresses the accumulative noise, including the spectrum effect of shadow and the crosstalk between sensing cells [4, 5] . However, as the capacity of sensing cells becomees larger and larger, the speed of FBG interrogation, especially with respect to gaining access to any given sensing cell along the fiber array, has become the main factor affecting the performance and application of FBG sensing systems [6, 7] . Y. M. Wang et al. experimentally demonstrated a serial time division multiplexing (TDM) sensor network with more than 500 weak FBGs. As the position of FBG sensors in this system was located by ultra-high-speed sampling to reconstruct the reflection spectrum of each FBG throughout the entire scanning period in the time domain, it took a relatively longer time-generally over 10 s-to detect the result of a single FBG sensor [8] . Y. B. Dai et al. theoretically implemented a wavelength and time division multiplexing array with over 1000 sensors on one single fiber [9] . However, the speed of the optical spectrum analyzer (OSA) module and the personal computer are difficult to improve. K. Cui et al. calculated the phase in a field-programmable gate array (FPGA) in real time for a time division multiplexing sensor array [10] . However, both light source and sensor signal demodulation were present at the both ends of the sensing system. Ai et al. improved the spatial resolution to centimeters in a twin-grating FBG hybrid TDM and frequency-division multiplexing (FDM) sensing network [11] . However, the demodulation speed and the FBG capacity were limited by the sampling hardware. Chen et al. theoretically employed <100 ms real-time interrogation technology in a 2-D sensing network with <275 sensors [12] . In this paper, we propose an effective hardware-based scheme to speed up FBG central wavelength demodulation, especially for over 1000 FBGs. Based on the feature of a weak FBG spectrum, this technique can simultaneously implement central wavelength demodulation for multiple FBGs, and can intrinsically suppress the accumulative noise greatly.
Principle
The large-capacity sensing network interrogation system with identical weak FBGs scheme is shown in Figure 1 . In the special architecture, the FPGA is the main controller for implementing peak wavelength shift detection. The phase delay pulse generator module modulates the incident light in the sensing network by means of an Electro-optic modulator (EOM), and filters the sensing signals from multiple sensors using a semiconductor optical amplifier (SOA). The InGaAs linear image sensor (LIS) is driven by a CCD controller for photoelectric conversion while the sensing signals are received from SOA. At the same time, the output of InGaAs LIS is sampled by A/D and the central wavelength of the light pulse is calculated in real time. The demodulation results are sent to the upper computer (PC) by the media access controller (MAC). The upper computer (PC) is only responsible for human machine interface (HMI).
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Experimental Results
The performance of the proposed interrogation system was further verified on a sensor system with three weak FBG arrays. Each array had 143 weak FBGs, positioned at an interval of 2 m, equidistant from one another. The peak reflectivity of the FBGs ranged from −40 dB to −45 dB, and the central wavelengths of the FBGs were nearly the same within each array, but were different among the arrays, at about 1540 nm, 1550 nm, 1560 nm, respectively. The FPGA generated a pulse sequence with width of 20 ns. By changing the delay timer for the SOA, the EOM was driven to generate light pulses that were injected into the FBG array. As a result, the reflected sensing signal from the candidate FBGs with the same optical path difference (OPD) from the circulator were filtered along the sensing fiber, and detected by InGaAs LIS and A/D. The process was controlled by the timing function. Figure 2 shows an example implementation with G11620 InGaAs LIS and AD9826. The pulse width t1 for EOM and SOA refers to the optical path of the FBG distance. The phase delay t2 for SOA was determined by the FBG position along the fiber array. G11620 started to appear when the Integral Control was low, and the integration was completed after eight clocks. After one clock of digital signal processor (DSP) processing, the video data of the electro-optical conversion was sent out to every clock in sequence. AD9826 was configured in advance to transfer all video data to FPGA for processing. Multiple candidate FBGs' reflected spectra were sampled simultaneously by the InGaAs LIS in the course of one system scanning period.
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example According to the analysis of the experimental results in [8] , the Gaussian fitting algorithm to calculate the central wavelength takes over 0.2 s and the data transmission takes another 0.02 s. Compared to 0.22 s-the average interrogation period-the time for data transmission is negligible in the interrogation scheme proposed in Figure 2 , because of all the integrated implementation. Moreover, the data processing time in the electric domain has reduced a lot. The following sections will focus on the implementation of parallel central wavelength calculations to speed up the data processing.
The FBG , assumes that the FBG, which is selected randomly, and the reflected spectrum of the FBG , can be reconstructed at a different delay time , in the time domain window by the sample points set , = [ , , , , , , , , • • • , , ]. The Gaussian model is always used to reconstruct the reflected spectrum [13] . The adjusted Gaussian function is shown in Equation (1):
where A, B, C are the adjusted parameters, amplitude, center and deviation, respectively, and , is the calculated spectrum of , . The peak value is equal to A when , = .
As there are three parameters in Equation (1), theoretically, A, B, C can be derived by three random group values from , . However, in fact, from Figure 3 , we always get more than three sample points for the reflected spectrum of every FBG. When S > 3, the Gaussian fitting algorithm is expected to obtain the minimum of the sum of squares of deviations (SSE) by the least square method [14] . However, because of the existence of non-main lobe sample points, the Gaussian fitting algorithm does not work well. As Figure 4 shows, the calculated central wavelength shifts with ambient temperature, changing from 25 °C to 75 °C in steps of 10 °C when using different sample points to calculate the central wavelength. From the experimental results, for the reflected spectrum of this FBG, it can be concluded that using three sample points is able to achieve the best linear curve fitting. The results of using over four sample points are less than satisfactory. This agrees with the spectrum analysis conclusion mentioned above.
The equation for implementing central wavelength demodulation in FPGA takes the logarithm of both sides of Equation (2): According to the analysis of the experimental results in [8] , the Gaussian fitting algorithm to calculate the central wavelength takes over 0.2 s and the data transmission takes another 0.02 s. Compared to 0.22 s-the average interrogation period-the time for data transmission is negligible in the interrogation scheme proposed in Figure 2 , because of all the integrated implementation. Moreover, the data processing time in the electric domain has reduced a lot. The following sections will focus on the implementation of parallel central wavelength calculations to speed up the data processing.
The FBG i,j assumes that the FBG, which is selected randomly, and the reflected spectrum of the FBG i,j can be reconstructed at a different delay time τ i,j in the time domain window by the sample points set N i,j = N 1,i,j , N 2,i,j , N 3,i,j · · · N s,i,j . The Gaussian model is always used to reconstruct the reflected spectrum [13] . The adjusted Gaussian function is shown in Equation (1):
where A, B, C are the adjusted parameters, amplitude, center and deviation, respectively, and f λ i,j is the calculated spectrum of λ i,j . The peak value is equal to A when λ i,j = B.
As there are three parameters in Equation (1), theoretically, A, B, C can be derived by three random group values from N i,j . However, in fact, from Figure 3 , we always get more than three sample points for the reflected spectrum of every FBG. When S > 3, the Gaussian fitting algorithm is expected to obtain the minimum of the sum of squares of deviations (SSE) by the least square method [14] . However, because of the existence of non-main lobe sample points, the Gaussian fitting algorithm does not work well. As Figure 4 shows, the calculated central wavelength shifts with ambient temperature, changing from 25 • C to 75 • C in steps of 10 • C when using different sample points to calculate the central wavelength. From the experimental results, for the reflected spectrum of this FBG, it can be concluded that using three sample points is able to achieve the best linear curve fitting. The results of using over four sample points are less than satisfactory. This agrees with the spectrum analysis conclusion mentioned above. The equation for implementing central wavelength demodulation in FPGA takes the logarithm of both sides of Equation (2):
The sample point set of the reflected FBG i,j spectrum N i,j = N 1,i,j , N 2,i,j , N 3,i,j can be described based on Equation (3): ( f (λ2,i,j) )−In ( f (λ3,i,j) ))×(λ1,i,j+λ2,i,j)− (In( f (λ2,i,j) )−In ( f (λ2,i,j) To compromise between the occupancy of logic cells and computational accuracy, we use 12-bit for the fractional part in the FPGA logic, which means 0.244 ps error. Figure 5 compares the results of the logarithm calculation between a general 64-bit computer server and FPGA logic with a 16-bit A/D. The typical execution result of Equation (3) in FPGA is shown in Figure 6 . At 200 MHz, the algorithm takes only 152.5 ns. To the authors' knowledge, this is the fastest FBG central wavelength demodulation method. To compromise between the occupancy of logic cells and computational accuracy, we use 12-bit for the fractional part in the FPGA logic, which means 0.244 ps error. To compromise between the occupancy of logic cells and computational accuracy, we use 12-bit for the fractional part in the FPGA logic, which means 0.244 ps error. Figure 5 compares the results of the logarithm calculation between a general 64-bit computer server and FPGA logic with a 16-bit A/D. The typical execution result of Equation (3) in FPGA is shown in Figure 6 . At 200 MHz, the algorithm takes only 152.5 ns. To the authors' knowledge, this is the fastest FBG central wavelength demodulation method. The typical execution result of Equation (3) in FPGA is shown in Figure 6 . At 200 MHz, the algorithm takes only 152.5 ns. To the authors' knowledge, this is the fastest FBG central wavelength demodulation method. In order to avoid multiple pulse interferences, only one laser pulse is allowed in the fiber. Then, the maximum scanning speed of the FBG sensing array is limited by the demodulation time of the sensing signals and the length of the fiber. From Figure 2 , InGaAs LIS takes us to integrate the optical density at a working frequency of MHz. With the pipeline parallel processing technique, the central wavelength demodulation can be completed in the integral timing window by making the Integral Control signal valid just before the outgoing sensing pulse from SOA. The demodulation time of a single FBG is equal to 1/ . In Equation (1), that is 27.2 us below the maximum 10 MHz work frequency for GS11620. The system scanning period is expressed as Equation (4) 
where , (unit us) is the arriving delay of the reflected pulse of FBG , , c is the speed of light in a vacuum, n is the effective refractive index of the optical fiber, and L , is the distance of FBG , from the circulator.
The measured results of all the FBGs along the sensing fiber are shown in Figure 7 : In order to avoid multiple pulse interferences, only one laser pulse is allowed in the fiber. Then, the maximum scanning speed of the FBG sensing array is limited by the demodulation time of the sensing signals and the length of the fiber. From Figure 2 , InGaAs LIS takes 8 f CCD us to integrate the optical density at a working frequency of f CCD MHz. With the pipeline parallel processing technique, the central wavelength demodulation can be completed in the integral timing window by making the Integral Control signal valid just before the outgoing sensing pulse from SOA. The demodulation time of a single FBG is equal to 1/ f max . In Equation (1), that is 27.2 us below the maximum 10 MHz work frequency for GS11620. The system scanning period is expressed as Equation (4):
where t i,j (unit us) is the arriving delay of the reflected pulse of FBG i,j , c is the speed of light in a vacuum, n is the effective refractive index of the optical fiber, and L i,j is the distance of FBG i,j from the circulator.
The measured results of all the FBGs along the sensing fiber are shown in Figure 7 : In order to avoid multiple pulse interferences, only one laser pulse is allowed in the fiber. Then, the maximum scanning speed of the FBG sensing array is limited by the demodulation time of the sensing signals and the length of the fiber. From Figure 2 , InGaAs LIS takes us to integrate the optical density at a working frequency of MHz. With the pipeline parallel processing technique, the central wavelength demodulation can be completed in the integral timing window by making the Integral Control signal valid just before the outgoing sensing pulse from SOA. The demodulation time of a single FBG is equal to 1/ . In Equation (1), that is 27.2 us below the maximum 10 MHz work frequency for GS11620. The system scanning period is expressed as Equation (4) 
The measured results of all the FBGs along the sensing fiber are shown in Figure 7 : Compared to the previous system, the experimental results verified that the proposed technique reduced the interrogation time by more than 800 times, from an average value of~0.22 s to a minimum value of 27.2 us. The uncertainty of computer processing made the interrogation time in the previous system unpredictable. However, in the proposed system, the interrogation time of every FBG remains constant, because it is determined by its location along the fiber.
To demonstrate the effectiveness of the proposed technique in improving interrogation stability, without loss of generality, we submitted the farthest FBG 1, 143 to a stress test from 25 • C to 75 • C in step of 10 • C in a temperature chamber, as shown in Figure 8 :
Compared to the previous system, the experimental results verified that the proposed technique reduced the interrogation time by more than 800 times, from an average value of ~0.22 s to a minimum value of 27.2 us. The uncertainty of computer processing made the interrogation time in the previous system unpredictable. However, in the proposed system, the interrogation time of every FBG remains constant, because it is determined by its location along the fiber.
To demonstrate the effectiveness of the proposed technique in improving interrogation stability, without loss of generality, we submitted the farthest FBG , to a stress test from 25 °C to 75 °C in step of 10 °C in a temperature chamber, as shown in Figure 8 : Setting the interrogation system provides data at every 100 us, which is an output frequency of 10 kHz. In a period of 7 s, we collected 6.5 × 10 group samples of the reflected spectrum data of the sensing FBGs for the central wavelength calculation analysis. Taking the results of the same algorithm executed in a 64 bit server computer for comparison, the proposed technique had about 2 × 10 calculation error, as shown in Figure 10 . Considering the temperature sensitivity of FBGs of about 10 pm/°C, the calculation error would lead to about 2 × 10 °C measurement error, which can be completely ignored. The proposed technique provides about ±1 pm measurement error without any extra data processing algorithm, such as average. Compared to the previous system, the experimental results verified that the proposed technique reduced the interrogation time by more than 800 times, from an average value of ~0.22 s to a minimum value of 27.2 us. The uncertainty of computer processing made the interrogation time in the previous system unpredictable. However, in the proposed system, the interrogation time of every FBG remains constant, because it is determined by its location along the fiber.
To demonstrate the effectiveness of the proposed technique in improving interrogation stability, without loss of generality, we submitted the farthest FBG , to a stress test from 25 °C to 75 °C in step of 10 °C in a temperature chamber, as shown in Figure 8 : Setting the interrogation system provides data at every 100 us, which is an output frequency of 10 kHz. In a period of 7 s, we collected 6.5 × 10 group samples of the reflected spectrum data of the sensing FBGs for the central wavelength calculation analysis. Taking the results of the same algorithm executed in a 64 bit server computer for comparison, the proposed technique had about 2 × 10 calculation error, as shown in Figure 10 . Considering the temperature sensitivity of FBGs of about 10 pm/°C, the calculation error would lead to about 2 × 10 °C measurement error, which can be completely ignored. The proposed technique provides about ±1 pm measurement error without any extra data processing algorithm, such as average. Setting the interrogation system provides data at every 100 us, which is an output frequency of 10 kHz. In a period of 7 s, we collected 6.5 × 10 4 group samples of the reflected spectrum data of the sensing FBGs for the central wavelength calculation analysis. Taking the results of the same algorithm executed in a 64 bit server computer for comparison, the proposed technique had about ±2 × 10 −4 calculation error, as shown in Figure 10 . Considering the temperature sensitivity of FBGs of about 10 pm/ • C, the calculation error would lead to about ±2 × 10 −5 • C measurement error, which can be completely ignored. The proposed technique provides about ±1 pm measurement error without any extra data processing algorithm, such as average. 
Conclusions
In summary, we presented in this paper a novel technique for eliminating the FBG interrogation time in the demodulation scheme of a large-scale FBG sensing array. Using parallel computing and special pipeline control, we developed an ultra-fast central wavelength demodulation method that only uses the valid sample points on the main lobe of the reflected FBG spectrum. The proposed technique was to implement integral controlling logic in FPGA to control InGaAs LIS. This technique is based on the scheme of using EOM and SOA to generate a phase delay to filter the sensing signal from the candidate FBG with the equal optical path to circulator for simultaneous interrogation. The experimental results showed that the proposed technique was able to achieve a minimum interrogation delay time of 27.2 us. Owing to the parallel demodulation of multiple FBG reflection spectra, the system scanning period shortened the corresponding times. The tests also showed that the proposed FPGA-based technique made the FBG wavelength demodulation more stable. 
In summary, we presented in this paper a novel technique for eliminating the FBG interrogation time in the demodulation scheme of a large-scale FBG sensing array. Using parallel computing and special pipeline control, we developed an ultra-fast central wavelength demodulation method that only uses the valid sample points on the main lobe of the reflected FBG spectrum. The proposed technique was to implement integral controlling logic in FPGA to control InGaAs LIS. This technique is based on the scheme of using EOM and SOA to generate a phase delay to filter the sensing signal from the candidate FBG with the equal optical path to circulator for simultaneous interrogation. The experimental results showed that the proposed technique was able to achieve a minimum interrogation delay time of 27.2 us. Owing to the parallel demodulation of multiple FBG reflection spectra, the system scanning period shortened the corresponding times. The tests also showed that the proposed FPGA-based technique made the FBG wavelength demodulation more stable.
